UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/783,495	02/20/2004	Yung-Cheng Chen	N1085-00251 [TSMC2003-083	2148
	7590 05/01/200 RIS LLP (TSMC)	9	EXAMINER	
IP DEPARTME	ENT	NORTON, JENNIFER L		
30 SOUTH 17TH STREET PHILADELPHIA, PA 19103-4196			ART UNIT	PAPER NUMBER
	,		2121	
			MAIL DATE	DELIVERY MODE
			05/01/2009	PAPER

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No	Applicant(s)				
Office Action Summary		10/783,495	CHEN ET AL.				
		Examiner	Art Unit				
		Jennifer L. Norto	on 2121				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
	Responsive to communication(s) filed	on 10 February 2009					
•		on <u>70 r ebruary 2009</u> . o)∏ This action is non-fir	al				
′=		·—		the merits is			
٠,١	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims	· ····································					
· · ·		the application					
	Claim(s) <u>1 and 3-22</u> is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.						
	5) Claim(s) is/are allowed.						
'=	6)⊠ Claim(s) <u></u>						
·	Claim(s) is/are objected to.						
•	Claim(s) are subject to restricti	on and/or election require	ement				
		on and, or olderen require	mont.				
	on Papers						
•	The specification is objected to by the						
10)⊠	The drawing(s) filed on <u>06 August 200</u>						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority ι	ınder 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> </ul>							
<ul> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage</li> </ul>							
application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.							
Attachmen	t(s)						
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)							
Notice of Draftsperson's Patent Drawing Review (PTO-948)   Paper No(s)/Mail Date							

Art Unit: 2121

#### **DETAILED ACTION**

1. The following is a **Final Office Action** in response to the Amendment received on 10 February 2009. Claims 1, 4, 5 and 8 have been amended. Claim 2 was previously cancelled. Claims 1 and 3-22 are pending in this application.

### Response to Arguments

- 2. Applicant's arguments see Remarks pg. 6-9, filed 10 February 2009 with respect to claims 1 and 3-22 under 35 U.S.C. 102(b) have been fully considered but they are not persuasive.
- 3. The Examiner emphasizes that all anticipated components and limitations of pending claims are present in the prior art as supported below. In addition, the Examiner notes the limitation of "a subjacent layer beneath a top layer" was newly presented in the Amendment After Non-Final received on 10 February 2009 by the Office, and has been addressed as set forth in the Office Action below.
- 4. In response to Applicant argument, "Park teaches away from the proposed modification." (pg. 8, paragraph 3). The Examiner respectfully disagrees. See MPEP 2123, recited below for convenience:

MPEP 2123 states:

"Disclosed examples and preferred embodiments do not constitute a teaching away from a broader disclosure or

nonpreferred embodiments. In re Susi, 440 F.2d 442, 169 USPQ423 (CCPA 1971). "A known or obvious composition does not become patentable simply because it has been described as somewhat inferior to some other product for the same use." In re Gurley, 27 F.3d 551, 554, 31 USPQ2d 1130, 1132 (Fed. Cir. 1994) (The invention was directed to an epoxy impregnated fiber-reinforced printed circuit material. The applied prior art reference taught a printed circuit material similar to that of the claims but impregnated with polyesterimide resin instead of epoxy. The reference, however, disclosed that epoxy was known for this use, but that epoxy impregnated circuit boards have "relatively acceptable dimensional stability" and "some degree of flexibility," but are inferior to circuit boards impregnated with polyesterimide resins. The court upheld the rejection concluding that applicant's argument that the reference teaches away from using epoxy was insufficient to overcome the rejection since "Gurley asserted no discovery beyond what was known in the art." 27 F.3d at 554, 31 USPQ2d at 1132.). Furthermore, "[t]he prior art's mere disclosure of more than one alternative does not constitute a teaching away from any of these alternatives because such disclosure does not criticize, discredit, or otherwise discourage the solution claimed...." In re Fulton,391 F.3d 1195, 1201, 73 USPQ2d 1141, 1146 (Fed. Cir. 2004)."

Furthermore, the Examiner recognizes the Applicant has not accounted for the combination of the references Park and Lensing under 35 U.S.C 103(a) for the claimed limitations of e.g. as set forth in the Non-Final Office Action, mailed on 16 October 2008.

5. Claims 1 and 3-22 stand rejected under 35 U.S.C. 103(a) as set forth below.

Art Unit: 2121

## Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1, 3, 4, 9-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,825,912 (hereinafter Park) in view of U.S. Patent No. 6,630,362 (hereinafter Lensing).
- 8. As per claim 1, Park teaches a method for controlling exposure on a patterned wafer substrate, comprising the steps of:

controlling the exposure (col. 2, lines 50-55, col. 3, lines 26-28 and col. 8, lines 43-46) with a feedback process control signal (col. 3, lines 40-51, col. 4, lines 66-67, col. 5, lines 1-3, col. 8, lines 56-59 and Fig. 1, element 30) of critical dimension (col. 5, lines 35-50; i.e. line width),

and further controlling the exposure (col. 2, lines 50-55, col. 3, lines 26-28 and col. 8, lines 43-46) with a feed forward process control signal (col. 3, lines 21-25 and 29-39, col. 5, lines 13-18 and col. 8, lines 47-55 and Fig. 1, element 10) of a compensation amount that compensates for thickness variations (col. 7, lines 35-45, 53-56 and 62-67, col. 8, lines 1-11 and Fig. 1, element 40) in a subjacent layer beneath a top layer (col. 3, lines 21-24 and col. 5, lines 13-18; i.e. a silicon-nitride film of a

reflection barrier layer), by combining the feed forward process control signal with the feedback process control signal (col. 3, lines 18-20 and 51-59 and col. 8, lines 60-63) to control the exposure (col. 3, lines 60-65 and col. 8, lines 43-46) used in patterning the top layer (col. 3, lines 21-24 and col. 5, lines 13-27; i.e. a silicon-nitride film of a reflection barrier layer), the critical dimension being one of a width, a spacing and an opening of the patterned wafer substrate (col. 5, lines 40-43).

Page 5

Park does not expressly teach to exposure energy (per definition of exposure energy on pg. 1, par. [0002] of Applicant's Specification).

Lensing teaches to controlling the exposure energy in semiconductor manufacturing (col. 6, lines 56-67; i.e. controlling the exposure energy of the stepper).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to modify the teaching of Park to include controlling the exposure energy in semiconductor manufacturing to detect variations and adjust parameters of equipment in the manufacture of semiconductors to correct nonconformity (col. 7, lines 23-32).

9. As per claim 3, Park teaches as set forth above supplying the feed forward process control signal by a feed forward controller (col. 5, lines 13-18 and Fig. 1, element 40).

10. As per claim 4, Park teaches as set forth above the subjacent layer comprises an interlayer (col. 3, lines 21-24 and col. 5, lines 13-18; i.e. a silicon-nitride film of a reflection barrier layer).

- 11. As per claim 9, Park teaches as set forth above calculating the compensation amount according to a polynomial function with higher order coefficients set at zero (col. 7, lines 35-45, 53-56 and 62-67 and col. 8, lines 1-11).
- 12. As per claim 10, Park teaches as set forth above calculating the compensation amount according to a linear function (col. 7, lines 35-45, 53-56 and 62-67 and col. 8, lines 1-11).
- 13. As per claim 11, Park teaches as set forth above further comprising the steps calculating the compensation amount according to a segmented linear function (col. 7, lines 35-45, 53-56 and 62-67 and col. 8, lines 1-11).
- 14. Claims 5-8 and 12-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Park in view of Lensing in further view of U.S. Patent No. 6,798,529 (hereinafter Saka).
- 15. As per claim 5, Park teaches controlling the exposure energy (col. 2, lines 50-55, col. 3, lines 26-28 and col. 8, lines 43-46) by a feed forward process control signal

utilizes a signal measurement of thickness (col. 3, lines 21-24 and col. 5, lines 13-27; i.e. a silicon-nitride film of a reflection barrier layer).

Park does not expressly teach a measurement of thickness remaining of the interlayer after chemical mechanical planarization thereof.

Lensing does not expressly teach a measurement of thickness remaining of the interlayer after chemical mechanical planarization thereof.

Saka teaches to a measurement of thickness remaining of the interlayer after chemical mechanical planarization thereof (col. 8, lines 61-63 and col. 13, lines 27-33)...

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of Applicant's invention to modify the teaching of Park in view of Lensing to include a measurement of thickness remaining of the interlayer after chemical mechanical planarization thereof to continuously and in-situ, monitor localized regions of a wafer surface during the chemical mechanical planarization process (col. 5, lines 38-40).

16. As per claim 6, Park teaches calculating the compensation amount according to a polynomial function with a coefficient of the function (col. 7, lines 35-45, 53-56 and 62-67, col. 8, lines 1-11) being based on a measurement of a thickness (col. 5, lines 13-18, col. 7, lines 20-27 and col. 10, lines 5-9).

Park does not expressly teach a measurement of a remaining thickness of a planarized interlayer.

Lensing does not expressly teach a measurement of a remaining thickness of a planarized interlayer.

Saka teaches to a measurement of a remaining thickness of a planarized interlayer (col. 8, lines 61-63 and col. 13, lines 27-33).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of Applicant's invention to modify the teaching of Park in view of Lensing to include a measurement of a remaining thickness of a planarized interlayer to continuously and in-situ, monitor localized regions of a wafer surface during the chemical mechanical planarization process (col. 5, lines 38-40).

17. As per claim 7, Park teaches to calculating the feedback process control signal of critical dimension measurement of a layer (col. 5, lines 35-50; i.e. line width).

Park does not expressly teach calculating the feedback process control signal of critical dimension measurement of a top layer in a previous manufacturing lot.

Lensing does not expressly teach calculating the feedback process control signal of critical dimension measurement of a top layer in a previous manufacturing lot.

Saka teaches to calculating the feedback process control signal of critical dimension measurement of a top layer in a previous manufacturing lot (col. 12, lines 32-35).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of Applicant's invention to modify the teaching of Park in view of Lensing to include calculating the feedback process control signal of critical dimension measurement of a top layer in a previous manufacturing lot to continuously and in-situ, monitor localized regions of a wafer surface during the chemical mechanical planarization process (col. 5, lines 38-40).

18. As per claim 8, Park teaches calculating the compensation amount according to a polynomial function with a coefficient of the function (col. 7, lines 35-45, 53-56 and 62-67, col. 8, lines 1-11) being based on a measurement of a thickness of the subjacent layer (col. 3, lines 21-24 and col. 5, lines 13-18; i.e. a silicon-nitride film of a reflection barrier layer); and calculating the feedback process control signal of critical dimension measurement (col. 5, lines 35-50; i.e. line width).

Park does not expressly teach a measurement of a remaining thickness of the subjacent layer, the subjacent layer being a planarized layer and to calculating the feedback process control signal of critical dimension measurement of a top layer in a previous manufacturing lot.

Art Unit: 2121

Lensing does not expressly teach a measurement of a remaining thickness of the subjacent layer, the subjacent layer being a planarized layer and to calculating the feedback process control signal of critical dimension measurement of a top layer in a previous manufacturing lot.

Saka teaches to a measurement of a remaining thickness of the subjacent layer (col. 8, lines 61-63 and col. 13, lines 27-33), the subjacent layer being a planarized layer (col. 8, lines 61-63 and col. 13, lines 27-33) and to calculating the feedback process control signal of critical dimension measurement of a top layer in a previous manufacturing lot (col. 12, lines 32-35).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of Applicant's invention to modify the teaching of Park in view of Lensing to include a measurement of a remaining thickness of the subjacent layer, the subjacent layer being a planarized layer and to calculating the feedback process control signal of critical dimension measurement of a top layer in a previous manufacturing lot to continuously and in-situ, monitor localized regions of a wafer surface during the chemical mechanical planarization process (col. 5, lines 38-40).

19. As per claim 12, Park teaches a system for controlling exposure on a first patterned wafer substrate, comprising:

Application/Control Number: 10/783,495

Art Unit: 2121

a feed forward controller (Fig. 1, element 40) providing a feed forward control signal (col. 5, lines 13-18) to an exposure apparatus (col. 8, lines 27-30 and Fig. 1, element 50) based on a thickness measurement of an interlayer of the first patterned wafer substrate for controlling the exposure focused on a top layer of the first patterned wafer substrate (col. 2, lines 50-55, col. 3, lines 26-28 and col. 8, lines 43-46), and

Page 11

a feedback controller (col. 5, lines 38-39 and Fig. 1, element 60) providing a feedback exposure control signal (col. 5, lines 35-38 and Fig. 1, element 30) to the exposure apparatus (col. 8, lines 27-30 and Fig. 1, element 50) based on critical dimension measurement of a top layer of a patterned wafer substrate (col. 5, lines 35-50), the critical dimension being one of a width, a spacing and an opening of the patterned wafer substrate (col. 5, lines 40-43) wherein a combiner (col. 3, lines 18-21, col. 8, lines 27-30 and 60-63 and Fig. 1, element 70) combines the feed forward control signal and the feedback exposure control signal to produce a combined signal that is provided to the exposure apparatus (col. 3, lines 25-27 and 60-65 and col. 8, lines 27-30 and 43-46).

Park does not expressly teach exposure energy (per definition of exposure energy on pg. 1, par. [0002] of Applicant's Specification) and a critical dimension measurement of a top layer of a second patterned wafer substrate of a previous manufacturing lot.

Lensing teaches to controlling the exposure energy in semiconductor manufacturing (col. 6, lines 56-67; i.e. controlling the exposure energy of the stepper).

Lensing does not expressly teach exposure energy a critical dimension measurement of a top layer of a second patterned wafer substrate of a previous manufacturing lot.

Saka teaches to a critical dimension measurement of a top layer of a second wafer substrate (col. 12, lines 25-28 and col. 33, lines 4-5) of a previous manufacturing lot (col. 6, lines 58-60, col. 9, lines 28-33 and col. 12, lines 32-35).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of Applicant's invention to modify the teaching of Park to include controlling the exposure energy in semiconductor manufacturing to detect variations and adjust parameters of equipment in the manufacture of semiconductors to correct nonconformity (Lensing: col. 7, lines 23-32); and a critical dimension measurement of a top layer of a second patterned wafer substrate of a previous manufacturing lot to continuously and in-situ, monitor localized regions of a wafer surface during the chemical mechanical planarization process (Saka: col. 5, lines 38-40).

20. As per claim 13, Park teaches as set forth above a thickness measurement device (col. 5, lines 13-16 and Fig. 1, element 10) providing thickness measurement data to

Art Unit: 2121

the feed forward controller (col. 5, lines 16-18 and Fig. 1, element 40).

21. As per claim 14, Park teaches as set forth above a critical dimension measurement device (col. 5, lines 35-38 and Fig. 1, element 30) providing critical dimension measurement data to the feedback controller (col. 5, lines 38-39 and Fig. 1, element 60).

- 22. As per claim 15, Park teaches as set forth above thickness measurement device (col. 5, lines 13-16 and Fig. 1, element 10) providing thickness measurement data to the feed forward controller (col. 5, lines 16-18 and Fig. 1, element 40) and a critical dimension measurement device (col. 5, lines 35-38 and Fig. 1, element 30) providing critical dimension measurement data to the feedback controller (col. 5, lines 38-39 and Fig. 1, element 60).
- 23. As per claim 16, Park teaches a thickness measurement device (col. 5, lines 13-16 and Fig. 1, element 10) providing thickness measurement data of layer (col. 3, lines 21-24 and col. 5, lines 13-18; i.e. a silicon-nitride film of a reflection barrier layer) of the first patterned wafer substrate to the feed forward controller (col. 5, lines 16-18 and Fig. 1, element 40).

Art Unit: 2121

Park does not expressly teach a thickness measurement device providing thickness measurement data of a shallow trench isolation layer of the first patterned wafer substrate to the feed forward controller.

Lensing teaches a thickness measurement device (col. 6, lines 22-37 and Fig. 6, element 540) providing thickness measurement of a patterned wafer substrate (col. 7, lines 23-27).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to modify the teaching of Park to include a thickness measurement device providing thickness measurement of a patterned wafer substrate to detect variations and adjust parameters of equipment in the manufacture of semiconductors to correct nonconformity (col. 7, lines 23-32).

24. As per claim 17, Park teaches a critical dimension measurement device (Fig. 1, element 30) providing critical dimension measurement data (i.e. line width) of a polygate of wafer substrate (col. 5, lines 35-50).

Park does not expressly teach a critical dimension measurement device providing critical dimension measurement data of a poly-gate of wafer substrate of a previous manufacturing lot.

Lensing does not expressly teach a critical dimension measurement device providing critical dimension measurement data of a poly-gate of wafer substrate of a previous manufacturing lot.

Saka teaches a critical dimension measurement device providing critical dimension measurement data of a poly-gate of wafer substrate (col. 12, lines 25-28 and col. 33, lines 4-5) of a previous manufacturing lot (col. 6, lines 58-60, col. 9, lines 28-33 and col. 12, lines 32-35).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to modify the teaching of Park in view of Lensing to include a critical dimension measurement device providing critical dimension measurement data of a poly-gate of wafer substrate of a previous manufacturing lot to continuously and in-situ, monitor localized regions of a wafer surface during the chemical mechanical planarization process (col. 5, lines 38-40).

25. As per claim 18, Park teaches a thickness measurement device (col. 5, lines 13-16 and Fig. 1, element 10) providing thickness measurement data of layer (col. 3, lines 21-24 and col. 5, lines 13-18; i.e. a silicon-nitride film of a reflection barrier layer) of the first patterned wafer substrate to the feed forward controller (col. 5, lines 16-18 and Fig. 1, element 40), and

a critical dimension measurement device (Fig. 1, element 30) providing critical dimension measurement data (i.e. line width) of a poly-gate (col. 5, lines 35-50).

Park does not expressly teach a thickness measurement device providing thickness measurement data of a shallow trench isolation layer of the first patterned wafer substrate to the feed forward controller and a critical dimension measurement device providing critical dimension measurement data of a poly-gate of a previous manufacturing lot.

Lensing teaches a thickness measurement device (col. 6, lines 22-37 and Fig. 6, element 540) providing thickness measurement of a patterned wafer substrate (col. 7, lines 23-27).

Lensing does not expressly teach a critical dimension measurement device providing critical dimension measurement data of a poly-gate of a previous manufacturing lot.

Saka teaches a critical dimension measurement device providing critical dimension measurement data of a poly-gate of wafer substrate (col. 12, lines 25-28 and col. 33, lines 4-5) of a previous manufacturing lot (col. 6, lines 58-60, col. 9, lines 28-33 and col. 12, lines 32-35).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to modify the teaching of Park to include a thickness

Art Unit: 2121

measurement device providing thickness measurement of a patterned wafer substrate to detect variations and adjust parameters of equipment in the manufacture of semiconductors to correct nonconformity (Lensing: col. 7, lines 23-32); and a critical dimension measurement device providing critical dimension measurement data of a poly-gate of wafer substrate of a previous manufacturing lot to continuously and in-situ, monitor localized regions of a wafer surface during the chemical mechanical planarization process (Saka: col. 5, lines 38-40).

- 26. As per claim 19, Park teaches as set forth above the feed forward controller is user configurable by having one or more polynomial coefficients set to zero in a polynomial function model (col. 7, lines 35-45, 53-56 and 62-67 and col. 8, lines 1-11).
- 27. As per claim 20, Park teaches as set forth above the feed forward controller is user configurable by having one or more polynomial coefficients set to zero in a polynomial function model (col. 7, lines 35-45, 53-56 and 62-67 and col. 8, lines 1-11).
- 28. As per claim 21, Park teaches a thickness measurement device (col. 5, lines 13-16 and Fig. 1, element 10) providing thickness measurement data of layer (col. 3, lines 21-24 and col. 5, lines 13-18; i.e. a silicon-nitride film of a reflection barrier layer) of the first patterned wafer substrate to the feed forward controller (col. 5, lines 16-18 and Fig. 1, element 40).

Art Unit: 2121

Park does not expressly teach a thickness measurement device providing thickness measurement data of a shallow trench isolation layer of the first patterned wafer substrate to the feed forward controller.

Lensing teaches a thickness measurement device (col. 6, lines 22-37 and Fig. 6, element 540) providing thickness measurement of a patterned wafer substrate (col. 7, lines 23-27).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to modify the teaching of Park to include a thickness measurement device providing thickness measurement of a patterned wafer substrate to detect variations and adjust parameters of equipment in the manufacture of semiconductors to correct nonconformity (col. 7, lines 23-32).

29. As per claim 22, Park teaches a critical dimension measurement device (Fig. 1, element 30) providing critical dimension measurement data (i.e. line width) of a polygate of a wafer substrate (col. 5, lines 35-50).

Park does not expressly teach a critical dimension measurement device providing critical dimension measurement data of a poly-gate of the second patterned wafer substrates of a previous manufacturing lot.

Lensing does not expressly teach a critical dimension measurement device providing critical dimension measurement data of a poly-gate of the second patterned wafer substrates of a previous manufacturing lot.

Saka teaches a critical dimension measurement device providing critical dimension measurement data of a poly-gate of the second patterned wafer substrates (col. 12, lines 25-28 and col. 33, lines 4-5) of a previous manufacturing lot (col. 6, lines 58-60, col. 9, lines 28-33 and col. 12, lines 32-35).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to modify the teaching of Park in view of Lensing to include a critical dimension measurement device providing critical dimension measurement data of a poly-gate of the second patterned wafer substrates of a previous manufacturing lot to continuously and in-situ, monitor localized regions of a wafer surface during the chemical mechanical planarization process (col. 5, lines 38-40).

#### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

The following references are cited to further show the state of the art with respect to manufacturing semiconductors.

U.S. Patent No. 6,689,519 discloses methods and systems for evaluating and controlling a lithography process.

U.S. Patent No. 6,708,075 discloses a method and an apparatus for performing feed-forward correction during semiconductor wafer manufacturing.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jennifer L. Norton whose telephone number is (571)272-3694. The examiner can normally be reached Monday - Friday 9:00 a.m. - 5:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on 571-272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Albert DeCady/ Supervisory Patent Examiner Art Unit 2121

/JLN/